Dynamic Power Consumption In CMOS N Bit Full-Adder Circuit
This paper discusses power consumption in the full adder circuit using some fabrication technologies. Though many studies related to power consumption in the full adder circuit were performed, however, few investigations about the effect of the number of bits on the power consumption are addressed. In this paper, the effect of changing the number of bits on the power consumption and time delay of the full adder circuit will be observed and the effect of changing the technology size is going to be calculated. The results will show that there is a direct relationship between the number of bits and power.
How to Cite
The author assigns to Engineering and Technology Journal with full title guarantee, all copyrights, rights in the nature of copyright, and all other intellectual property rights in the article throughout the world (present and future, and including all renewals, extensions, revivals, restorations and accrued rights of action). The Author represents that he/she is the author and proprietor of this Article and that this Article has not heretofore been published in any form. The Author warrants that he/she has obtained written permission and paid all fees for use of any literary or illustration material for which rights are held by others. The author agrees to hold the editor(s)/publisher harmless against any suit, demand, claim or recovery, finally sustained, by reason of any violation of proprietary right or copyright, or any unlawful matter contained in the submitted article.