Dynamic Power Consumption In CMOS N Bit Full-Adder Circuit

Authors

  • Amal F. Hasan University of Technology
  • Qusay F. Hasan

DOI:

https://doi.org/10.30684/etj.v39i5A.1846

Abstract

This paper discusses power consumption in the full adder circuit using some fabrication technologies. Though many studies related to power consumption in the full adder circuit were performed, however, few investigations about the effect of the number of bits on the power consumption are addressed. In this paper, the effect of changing the number of bits on the power consumption and time delay of the full adder circuit will be observed and the effect of changing the technology size is going to be calculated. The results will show that there is a direct relationship between the number of bits and power.

Downloads

Download data is not yet available.

Metrics

Metrics Loading ...

Published

2021-05-25

How to Cite

Hasan , A. F. ., & Hasan , Q. F. (2021). Dynamic Power Consumption In CMOS N Bit Full-Adder Circuit. Engineering and Technology Journal, 39(5A), 754-767. https://doi.org/10.30684/etj.v39i5A.1846